Graf Research Senior Engineer Earns PhD

Warm congratulations to our very own Ali Asgar Sohanghpurwala, who has completed his PhD in Computer Engineering at Virginia Tech! His thesis was on “Exploits in Concurrency for Boolean Satisfiability” and presents an incredible new approach to parallel SAT solving. He has now transitioned out of his part-time role to become a full-time Senior Research Engineer with Graf Research at our new Atlanta, Georgia office!

100% of Graf Research engineers either hold or are in the process of completing advanced engineering degrees. Ali sets a good example to those in-process that finishing while working is possible!

Graf Research Presents "Measuring Trust" at MAPLD 2018

For a second consecutive year, Graf Research has been invited to the Military and Aerospace Programmable Logic Devices (MAPLD) Workshop in La Jolla, Califrnia to present our work on trusted microelectronics.  Jonathan Graf will present a topic entitled "Measuring Trust" on May 24.  Be sure to stop in and see our presentation!

Measuring Trust

By Jonathan Graf

MAPLD 2018

In space and defense microelectronics research, we often define trust in a domain-specific manner: we trust our microelectronic devices when they are genuine devices that do what they are supposed to do and nothing else.   Measuring whether a microelectronic device is trusted requires blending disparate contributors.  In practice, however, many tend to focus on one contributor to the exclusion of others.  We often look exclusively at trust assessment methods (tools, best practices, techniques) that measure attributes of systems or devices, conflating a measurement of method efficacy with a measure of trust.  How to transition from metrics that measure the efficacy of a method to metrics that measure all components that contribute to trust is an ongoing topic of research, both at Graf Research and elsewhere.  These trust metrics systems blend measurements of methods with the concept of an adversary.  The adversary has their own methods and uses them to interact with a defender in an engagement.  Modeling this engagement correctly requires knowledge not only of the strategies available to each party but also their resources, capabilities, and goals.  A useful model that considers all these elements can quantitatively inform those who wish to measure whether their devices meet the above trust definition.

In this invited talk, we will construct a system of trust metrics that considers all requisite elements.  It uses a quantified, cost-indexed risk function as a trust metric to describe the payoff to a defender for selecting certain sets of methods as a detection strategy.  It similarly models the adversary and their payoff for selecting an exploitation strategy.  The goal of each party is to maximize their payoff.  We demonstrate how these two payoff metrics may be combined using game theory to select the optimal strategies for both the adversary and defender to achieve their highest payoff when considering the likely actions of the other party.  This example system focuses on hardware Trojan detection.  It tells the defender the optimal method of how to find Trojans. Incidentally, it also tells the adversary the optimal methods of how to exploit the system.  We conclude the talk by comparing this metric to other emerging trust metrics.

Graf Research at IEEE HOST (and TAME and WISE)

Graf Research will be at the IEEE International Symposium on Hardware Oriented Security and Trust (HOST) as well as the co-located workshops the Trusted and Assured MicroElectronics Forum (TAME) and Women in Hardware and Systems Security (WISE).   Please say hello to Jonathan Graf, who will be a poster session chair and judge at HOST and a panelist in the TAME forum, and Whitney Batchelor, who will be a poster judge at WISE.  See you there!

 

Graf Research Becomes Xilinx Alliance Program Member

After two years as a Xilinx Alliance Program Associate, Graf Research has upgraded our status in the Xilinx Alliance Program to the "Member" level!  Xilinx examined our quality, business, and technical practices through a self-audit we submitted in order to meet the corporate requirements for membership.  Xilinx further trained our staff to be certified as proficient and knowledgeable in the latest Xilinx technologies.  

As we continue to collaborate with Xilinx and make use of their technologies, we are pleased to take this step in our relationship.

Graf Research at GOMAC 2018

Scott Harper from Graf Research will be attending GOMAC 2018 in Miami from March 12-15.  Our very own Scott Harper and Tim Dunham are co-authors on "Malicious Trigger Discovery in FPGA Firmware."  Make sure to say hello to Scott!

Graf Research Awarded SBIR: "Optimal 3rd-Party IP Assessment"

Graf Research has been awarded an SBIR to produce one or more ASIC and FPGA hardware 3rd-Party IP (3PIP) assessment techniques, a set of technologies we collectively refer to as GR-3PIP. The techniques must accomplish the goal of establishing trust in the 3PIP under test, but we apply additional requirements. We require that the techniques (1) do not add significant cost to the core, (2) do not require extensive time to apply, and (3) do not require extensive verification or reverse engineering expertise to use.

aiQ0yE8l.png

XSWG 2017: "Irrefutable Tamper Logging through FPGA Key Management"

Graf Research will be presenting our work on “Irrefutable Tamper Logging through FPGA Key Management” at both US Xilinx Security Working Groups: Longmont, Colorado (Oct 17-19) and Herndon, Virginia (Nov 7-9).   Co-authors include Jonathan Graf and Ali Asgar Sohanghpurwala from Graf Research and Matthew French and Dr. Andrew Schmidt from USC-ISI.  Register for the conference and come see us!

Graf Research Awarded Contract to Interface OpTrust Tools

Graf Research has been awarded a contract to create interfaces between our OpTrust software, which creates game-theory-based prescriptions for optimal hardware Trojan detection, and a prime contractor's custom electronic design automation tools.